- CPU
- 8-bit turbo 80C52 architecture - 4 cycles/ 1machine cycle - instruction level compatible with Intel 80C52
- 8kB FLASH (Including 1kB User EEPROM)
- 256B Internal AUX. RAM
- 256B Internal RAM
- Operating Voltage : +2.2V to +5.5V
- Operating Temperature : -40¡É ~ 85¡É
- Operating Frequency
- Max. 6MHz @ 3V
- Max. Programmable 30 I/O Pins
- Pull-up Control, Open drain, Push-Pull Output - Pull-down Control, Open drain, Push-Pull Output (P4.7) - TTL and CMOS compatible logic levels
- Low Voltage Detector (LVD) : +1.6V
- Internal RING OSC with Calibration Function
- Max. 6MHz @ 5.0V - 4MHz @ 2.7V ~ 5.0V (±3%) - 32kHz @ 2.7V (±10%) (Low power OSC)
- 24-channel 10-bit ADC
- 2-channel differential OP-AMP
- Supporting ISP / IAP / MDS
- 16-bit Programmable Watchdog Timer
- Three 16-bit Timer/Counters
- 1-Channel I2C (Master/Slave)
- 1-Channel SPI (Master/Slave)
- 1-channel UART
- 12-channel 8bit high speed PWM for DIMMING
- 12 Interrupt Sources
- Timer0/1/2, WDT, I2C 0/1, UART, ADC - 4 External Interrupt Source : Both Edge/Level - Four/Two-level interrupt priority
- Reset Sources
- On-chip Power-On-Reset - External reset - Low Voltage Detector Reset - Watchdog Timer Reset
- Power Down Wake-up Sources
- Reset Sources + 4 External interrupt (Both Lvevls) - WDT interrupt
- Power Consumption
- Active Current : Max 1mA @3.3V, 2MHz - Idle Current : Max 0.5mA @3.3V, 2MHz - Stop Current : Max 110uA @3.3V (all clock off)
- E.S.D. Protection Up to 2000V
- Latch-up Protection Up to ±200mA
- Package
- 40-MLF (5mm X 5mm)
|
| |
|